



UNIVERSITY OF
BIRMINGHAM



Let A Neural Network Be Your Invariant

*The authors are listed alphabetically



Mirco Giacobbe*
University of Birmingham, UK



Daniel Kroening*
Amazon Web Services, USA



Abhinandan Pal*
University of Birmingham, UK
Amazon Web Services, USA
NII Tokyo, Japan



Michael Tautschnig*
Amazon Web Services, USA
Queen Mary University of London, UK

Speaker/Presenter

SAFETY

**Nothing bad
ever happens.**

LIVENESS

**Something Good
Eventually Happens**

SAFETY

**Nothing bad
ever happens.**

Use an Inductive Invariant.

LIVENESS

**Something Good
Eventually Happens**

Use a Ranking Function.

Shorter Runtime are always Nicer.

Shorter Runtime are always Nicer.

**Without it Developers Skip on Formal
Verification**

Shorter Runtime are always Nicer.

**Without it Developers Skip on Formal
Verification**

**Unfortunately, Symbolic Model checkers are
Fast on only Pure Safety.**

Shorter Runtime are always Nicer.

**Without it Developers Skip on Formal
Verification**

**Unfortunately, Symbolic Model checkers are
Fast on only Pure Safety.**

**Prior Neural Model checkers focus on Pure
Liveness.**

Shorter Runtime are always Nicer.

**Without it Developers Skip on Formal
Verification**


**Unfortunately, Symbolic Model checkers are
Fast on only Pure Safety.**

**Prior Neural Model checkers focus on Pure
Liveness.**


**Picture a Fast Neural Model Checking Approach
For both Safety and Liveness**

Runtime Improvement

Pure Safety




We are certainly not the fastest for pure safety—




—but 80% tasks complete in 1 sec for all tools.

Pure Safety




We are certainly not the fastest for pure safety—




—but 80% tasks complete in 1 sec for all tools.

Pure Liveness




Tasks completed in 5 h per task by nuXmv, NMC'24, rIC3, and ABC are completed in under 7 s, 3 s, 0.6 s, 0.3 s by our method.




Against the per-task fastest, our method is faster on 66 % of tasks, 10× faster on 46 %, 1000× on 11 %, and 10000× on 4 %.

Pure Liveness




Tasks completed in 5 h per task by nuXmv, NMC'24, rIC3, and ABC are completed in under 7 s, 3 s, 0.6 s, 0.3 s by our method.




Against the per-task fastest, our method is faster on 66 % of tasks, 10× faster on 46 %, 1000× on 11 %, and 10000× on 4 %.

Pure Liveness




Tasks completed in 5 h per task by nuXmv, NMC'24, rIC3, and ABC are completed in under 7 s, 3 s, 0.6 s, 0.3 s by our method.




Against the per-task fastest, our method is faster on 66 % of tasks, 10× faster on 46 %, 1000× on 11 %, and 10000× on 4 %.

Safety + Liveness




Tasks that take nuXmv, ABC or rIC3 5 h we do in 56 s, 6 s, 0.8 s per task.




Faster than everyone else on 61 %, 100× faster on 43 %, 10000× faster on 27 %, and 100000× faster on 6 %.

Safety + Liveness




Tasks that take nuXmv, ABC or rIC3
5 h we do in 56 s, 6 s, 0.8 s per task.




Faster than everyone else on 61
%, 100× faster on 43 %, 10000×
faster on 27 %, and 100000×
faster on 6 %.

Safety + Liveness



Tasks that take nuXmv, ABC or rIC3
5 h we do in 56 s, 6 s, 0.8 s per task.




Faster than everyone else on 61
%, 100× faster on 43 %, 10000×
faster on 27 %, and 100000×
faster on 6 %.

Our Approach

```

1 module MODEL (input clk, output reg a, b);
2   reg [5:0] c = 0;
3   assign a = (c < 60);
4   assign b = (c == 60);
5   always @(posedge clk) begin
6     c <= c + 1;
7   end
8   Phi: assert property
9     (@(posedge clk) a s_until b);
10 endmodule


```



(a)

(b)

Decide whether all
traces of a **System**
Verilog Design
satisfies an **LTL**
specification.



$$s \in S_0$$

$$\implies (\text{reg } s, q_0) \in I, \quad (1)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg\Phi}} (s', q') \wedge (\text{reg } s, q) \in I$$

$$\implies (\text{reg } s', q') \in I, \quad (2)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg\Phi}} (s', q') \wedge (\text{reg } s, q) \in I$$

$$\implies V(\text{reg } s, q) \succeq V(\text{reg } s', q'), \quad (3)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg\Phi}} (s', q') \wedge (\text{reg } s, q) \in I \wedge q \in F$$


$$\implies V(\text{reg } s, q) \succ V(\text{reg } s', q'). \quad (4)$$

```


1 module MODEL (input clk, output reg a, b);
2   reg [5:0] c = 0;
3   assign a = (c < 60);
4   assign b = (c == 60);
5   always @(posedge clk) begin
6     c <= c + 1;
7   end
8   Phi: assert property
9     (@(posedge clk) a s_until b);
10 endmodule

```

(a)



(b)



(c)

We encode the **negated specification** as an ω -regular automaton.

An ω -regular automaton's accepting traces **visit fair states infinitely often**.

$$\mathbf{s} \in S_0$$

$$\implies (\text{reg } \mathbf{s}, q_0) \in I, \quad (1)$$

$$(\mathbf{s}, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (\mathbf{s}', q') \wedge (\text{reg } \mathbf{s}, q) \in I$$

$$\implies (\text{reg } \mathbf{s}', q') \in I, \quad (2)$$

$$(\mathbf{s}, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (\mathbf{s}', q') \wedge (\text{reg } \mathbf{s}, q) \in I$$

$$\implies V(\text{reg } \mathbf{s}, q) \succeq V(\text{reg } \mathbf{s}', q'), \quad (3)$$

$$(\mathbf{s}, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (\mathbf{s}', q') \wedge (\text{reg } \mathbf{s}, q) \in I \wedge q \in F$$


$$\implies V(\text{reg } \mathbf{s}, q) \succ V(\text{reg } \mathbf{s}', q'). \quad (4)$$

```


1 module MODEL (input clk, output reg a, b);
2   reg [5:0] c = 0;
3   assign a = (c < 60);
4   assign b = (c == 60);
5   always @(posedge clk) begin
6     c <= c + 1;
7   end
8   Phi: assert property
9     (@(posedge clk) a s_until b);
10 endmodule

```

(a)



(b)



(c)

The **synchronous product** of model and negation automaton **accepts violation of the spec.**

$$s \in S_0$$

$$\implies (\text{reg } s, q_0) \in I, \quad (1)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \wedge (\text{reg } s, q) \in I$$

$$\implies (\text{reg } s', q') \in I, \quad (2)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \wedge (\text{reg } s, q) \in I$$

$$\implies V(\text{reg } s, q) \succeq V(\text{reg } s', q'), \quad (3)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \wedge (\text{reg } s, q) \in I \wedge q \in F$$


$$\implies V(\text{reg } s, q) \succ V(\text{reg } s', q'). \quad (4)$$

```


1 module MODEL (input clk, output reg a, b);
2   reg [5:0] c = 0;
3   assign a = (c < 60);
4   assign b = (c == 60);
5   always @(posedge clk) begin
6     c <= c + 1;
7   end
8   Phi: assert property
9     (@(posedge clk) a s_until b);
10 endmodule

```

(a)



(b)



We first constructing an **invariant** that **excludes** all **cycles** containing **fair states**.

$$\mathbf{s} \in S_0$$

$$\implies (\text{reg } \mathbf{s}, q_0) \in I, \quad (1)$$

$$(\mathbf{s}, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg\Phi}} (\mathbf{s}', q') \wedge (\text{reg } \mathbf{s}, q) \in I$$

$$\implies (\text{reg } \mathbf{s}', q') \in I, \quad (2)$$

$$(\mathbf{s}, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg\Phi}} (\mathbf{s}', q') \wedge (\text{reg } \mathbf{s}, q) \in I$$

$$\implies V(\text{reg } \mathbf{s}, q) \succeq V(\text{reg } \mathbf{s}', q'), \quad (3)$$


$$(\mathbf{s}, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg\Phi}} (\mathbf{s}', q') \wedge (\text{reg } \mathbf{s}, q) \in I \wedge q \in F$$

$$\implies V(\text{reg } \mathbf{s}, q) \succ V(\text{reg } \mathbf{s}', q'). \quad (4)$$


```

1 module MODEL (input clk, output reg a, b);
2   reg [5:0] c = 0;
3   assign a = (c < 60);
4   assign b = (c == 60);
5   always @(posedge clk) begin
6     c <= c + 1;
7   end
8   Phi: assert property
9     (@(posedge clk) a s_until b);
10 endmodule

```



Inside this invariant we assign each state a **ranking bounded from below**, ensuring along any trace the rank **never increases** and **strictly decreases** whenever a **fair state** occurs.



Since the rank can only **decrease finitely many times**, every trace visits **fair states finitely many times** and thus cannot be accepting—which means the **property holds**.

$$s \in S_0$$

$$\implies (\text{reg } s, q_0) \in I, \quad (1)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \wedge (\text{reg } s, q) \in I$$

$$\implies (\text{reg } s', q') \in I, \quad (2)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \wedge (\text{reg } s, q) \in I$$


$$\implies V(\text{reg } s, q) \succeq V(\text{reg } s', q'), \quad (3)$$

$$(s, q) \rightarrow_{\mathcal{M} \parallel \mathcal{A}_{\neg \Phi}} (s', q') \wedge (\text{reg } s, q) \in I \wedge q \in F$$


$$\implies V(\text{reg } s, q) \succ V(\text{reg } s', q'). \quad (4)$$

We learn a single function—represented by a neural network—that is both an invariant and a ranking function.


Learn Check Loop




Learn Check Loop




Learn Check Loop




Learn Check Loop




Learn Check Loop




Learn Check Loop



Learn Check Loop




Learn Check Loop




This allows for a task aware sampling approach keeping the dataset small allowing MLP learning.

Network Architecture




On the **left**, a **fully connected** network with **sign and step** activations produces **m booleans**, partitioning the input space into **2^m regions**.


Network Architecture



Network Architecture



Network Architecture



These linear **equations** on the **right** are **masked** by the **booleans** on the **left**, and their **dot product** assigns **one affine equation** for each of the 2^m region.

**The architecture thus realises
piecewise linear function, while allowing
solver friendly MLP Encoding.**

Thanks!