Skip to yearly menu bar Skip to main content


Poster Wed, Dec 3, 2025 • 4:30 PM – 7:30 PM PST

SynLogic: Synthesizing Verifiable Reasoning Data at Scale for Learning Logical Reasoning and Beyond

Junteng Liu ⋅ Yuanxiang Fan ⋅ Jiang Zhuo ⋅ Han Ding ⋅ Yongyi Hu ⋅ Chi Zhang ⋅ Yiqi Shi ⋅ Shitong Weng ⋅ Aili Chen ⋅ Shiqi Chen ⋅ Mozhi Zhang ⋅ Pengyu Zhao ⋅ Junxian He

Abstract

Video

Chat is not available.